[PATCH v3 0/5] Support Write-Through mapping on x86

From: Toshi Kani
Date: Wed Sep 17 2014 - 15:59:30 EST


This patchset adds support of Write-Through (WT) mapping on x86.
The study below shows that using WT mapping may be useful for
non-volatile memory.

http://www.hpl.hp.com/techreports/2012/HPL-2012-236.pdf

This patchset applies on top of the Juergen's patchset below,
which provides the basis of the PAT management.

https://lkml.org/lkml/2014/9/12/205

All new/modified interfaces have been tested.

v3:
- Dropped the set_memory_wt() patch. (Andy Lutomirski)
- Refactored the !pat_enabled handling. (H. Peter Anvin,
Andy Lutomirski)
- Added the picture of PTE encoding. (Konrad Rzeszutek Wilk)

v2:
- Changed WT to use slot 7 of the PAT MSR. (H. Peter Anvin,
Andy Lutomirski)
- Changed to have conservative checks to exclude all Pentium 2, 3,
M, and 4 families. (Ingo Molnar, Henrique de Moraes Holschuh,
Andy Lutomirski)
- Updated documentation to cover WT interfaces and usages.
(Andy Lutomirski, Yigal Korman)

---
Toshi Kani (5):
1/5 x86, mm, pat: Set WT to PA7 slot of PAT MSR
2/5 x86, mm, pat: Change reserve_memtype() to handle WT
3/5 x86, mm, asm-gen: Add ioremap_wt() for WT
4/5 x86, mm, pat: Add pgprot_writethrough() for WT
5/5 x86, mm, pat: Refactor !pat_enable handling

---
Documentation/x86/pat.txt | 4 +-
arch/x86/include/asm/cacheflush.h | 4 +
arch/x86/include/asm/io.h | 2 +
arch/x86/include/asm/pgtable_types.h | 3 +
arch/x86/mm/init.c | 6 +-
arch/x86/mm/iomap_32.c | 18 ++--
arch/x86/mm/ioremap.c | 26 +++++-
arch/x86/mm/pageattr.c | 3 -
arch/x86/mm/pat.c | 160 ++++++++++++++++++++++-------------
include/asm-generic/io.h | 4 +
include/asm-generic/iomap.h | 4 +
include/asm-generic/pgtable.h | 4 +
12 files changed, 156 insertions(+), 82 deletions(-)
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/